Code Generation AMDGPU
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
|
About the AMDGPU category
|
|
4 | 593 | January 10, 2022 |
|
some dialects in AMGGPU dialects are equal to ROCDL dialects , Is it redundant?
|
|
0 | 48 | April 10, 2024 |
|
Mysterious assembler documentation in llvm/docs/AMDGPU
|
|
3 | 146 | March 8, 2024 |
|
Investigating high register pressure (at the IR level?)
|
|
2 | 411 | April 11, 2023 |
|
Representing buffer descriptors in the AMDGPU target - call for suggestions
|
|
65 | 1889 | April 4, 2023 |
|
Handling multiple exits in StructurizeCFG
|
|
2 | 243 | March 9, 2023 |
|
Handling PHIs in Uniformity Analysis
|
|
3 | 399 | February 23, 2023 |
|
[AMDGPU][LLC][LLVM] Cannot select: intrinsic %llvm.amdgcn.if
|
|
0 | 514 | February 14, 2023 |
|
Catching up on uniformity analysis
|
|
5 | 399 | February 13, 2023 |
|
Convert NVIDIA GPU LLVM IR(NVVM) alloca instruction to AMDGPU's
|
|
7 | 977 | September 9, 2022 |
|
[AMDGPU] Drop the GCNRegBankReassign pass
|
|
1 | 384 | January 17, 2022 |
|
GCNRegBankReassign pass issue
|
|
0 | 417 | January 11, 2022 |
|
The current state of spilling, function calls and related problems
|
|
0 | 1694 | February 19, 2021 |