Reminder: Zoom link changed
|
|
0
|
131
|
January 5, 2022
|
Targeting Non-Verilog Backends
|
|
4
|
298
|
July 22, 2021
|
Why we need a staticlogic dialect?
|
|
2
|
171
|
December 23, 2021
|
CIRCT Bay Area Meetup (December 2021)
|
|
5
|
279
|
December 15, 2021
|
Can we use circt to generate netlist?
|
|
2
|
187
|
December 9, 2021
|
Using Moore to compile to LLHD dialect
|
|
1
|
388
|
November 19, 2021
|
Writing `sv.verbatim` output to separate file
|
|
4
|
123
|
November 17, 2021
|
Basic TOSA support
|
|
6
|
441
|
November 16, 2021
|
Using hw.uarray
|
|
9
|
197
|
November 15, 2021
|
[Torch-MLIR Community Meeting] 2021-11-11
|
|
0
|
214
|
November 10, 2021
|
LLVM-MOS Backend
|
|
2
|
203
|
November 7, 2021
|
Unsupported by backend lowering: `torch.operator` op
|
|
2
|
272
|
October 28, 2021
|
Aten::gelu is not a registered op
|
|
1
|
135
|
October 22, 2021
|
CIRCT Bay Area meetup
|
|
2
|
171
|
October 13, 2021
|
CROSS HW Section
|
|
2
|
144
|
October 12, 2021
|
Graduating mlir-npcomp -> torch-mlir
|
|
4
|
658
|
September 24, 2021
|
Infrastructure for converting Standard to Comb or primitives with Scheduling information
|
|
20
|
367
|
September 23, 2021
|
Looking for CIRCT projects and mentors for Outreachy (Sept 23)
|
|
0
|
186
|
September 20, 2021
|
Symbols for wires, regs, and instances
|
|
3
|
207
|
September 11, 2021
|
[PSA] LLVM submodule URL change
|
|
1
|
126
|
September 10, 2021
|
Calyx test failure
|
|
2
|
126
|
September 10, 2021
|
SystemVerilog wire names
|
|
8
|
270
|
September 9, 2021
|
Verilog Emission docs
|
|
0
|
176
|
September 3, 2021
|
Target Triples for Hardware Compilers
|
|
3
|
278
|
August 27, 2021
|
Calyx + CIRCT meeting
|
|
4
|
229
|
August 26, 2021
|
[FIRTOOL] automatic in always block
|
|
3
|
169
|
August 24, 2021
|
`InstanceLike` and `ModuleLike` interfaces
|
|
2
|
142
|
August 20, 2021
|
[FIRTOOL] Register Verilog emitter
|
|
3
|
158
|
August 18, 2021
|
[FYI] Windows builds on push to main
|
|
0
|
101
|
August 13, 2021
|
Comb MuxOp 2:1 vs N:1
|
|
18
|
281
|
August 11, 2021
|