# CSR support for embedded RISC-V target -- T-Head E907

**URL:** <https://discourse.llvm.org/t/csr-support-for-embedded-risc-v-target-t-head-e907/76341>\
**Category:** Beginners\
**Tags:** riscv\
**Created:** [January 18, 2024, 12:20am UTC](https://discourse.llvm.org/t/csr-support-for-embedded-risc-v-target-t-head-e907/76341 "2024-01-18T00:20:40Z")\
**Posts on this page:** 1\
**Page:** 1

<div class="post-metadata">

**Author:** ![nimish](https://sea1.discourse-cdn.com/flex021/user_avatar/discourse.llvm.org/nimish/32/21069_2.png) [@nimish](https://discourse.llvm.org/u/nimish)\
**Post date:** [January 18, 2024, 12:20am UTC](https://discourse.llvm.org/t/csr-support-for-embedded-risc-v-target-t-head-e907/76341/1 "2024-01-18T00:20:40Z")

</div>

How can I get mainline LLVM to recognize vendor CSRs like “MHCR” used by the T-Head cores?