hazard recognizers for scheduling on x86?

Hi,

Are there any plans (ongoing works) to implement hazards recognizers
for in-order x86 processors (e.g. Atom)?

Regards,
Sergey Yakoushkin

Not that I am aware of. Patches welcome. :slight_smile:

Evan