Instructions with overlapping encodings that are disambiguated by field comparisons

Hi,

I’m not sure how to handle some of the trickier instruction encodings in MIPS64r6. My problem is that some instructions determine the operation based on the relationship between two fields. For example, ‘beqc $rs, $rt, offset’ (branch if equal, no delay slot) and bovc (branch if addition would overflow, no delay slot) share the same major opcode and field layout. When the register number $rs is less than the register number $rt, it is a beqc instruction. When the register number $rs is greater or equal to the register number $rt, it is a bovc.

Unsurprisingly, defining both of these instructions in tablegen causes decoding conflicts. Are there any targets with similar encoding/decoding issues that I could look at?

Daniel Sanders

Leading Software Design Engineer, MIPS Processor IP

Imagination Technologies Limited

www.imgtec.com

Hi Daniel.

Unfortunately this requires a custom decoder method.

Take a look at the ARM back-end. There are plenty such examples.

Mihai

Thanks. I found a few examples there that are fairly similar to my problem. It looks like I’ll also need to put one of them in a separate DecoderNamespace to silence the decoding conflict warning. Otherwise tablegen discards both instructions and the tablegen-erated code never calls the custom decoder method.