Question about LLVM DAGCombiner removes AND instruction

Hello,

I was testing the vector divide on a RISCV target simulator and found out there is a problem if the element type of vector is unsigned char. Strangely, it works out fine if the type is signed char.

Below is the reduced code of the problem: