RISCV and execute-only memory

Will the RISCV backend ever emit code that requires text to be readable e.g. literal pools? AArch64 doesn’t do this and -mexecute-only flag (meaningful on ARM32) will guarantee this as well. Are there any same guarantees of execute only code for the RISCV backend?