Scilab to Verilog

Hi,
I am working on to implement Scilab codes to FPGA format i.e, a similar kind of c to vhdl by trident compiler.Is there anybody working on this?

Regards
Manas Das
Research Assistant
IIT-Bombay