C-API for NewPM
|
|
9
|
271
|
May 17, 2023
|
LLVM IR parse error when the llvmlite dependency from 0.36.0 to 0.40.0 (llvm upgrade to 14)
|
|
2
|
70
|
May 17, 2023
|
Having the super-reg wrapper over the SPE registers in PPC
|
|
1
|
64
|
May 15, 2023
|
Is there a reason why optimization remarks aren't supported for full lto?
|
|
4
|
153
|
May 15, 2023
|
RISCV Sign Extension Optimizations CorrelatedValuePropagation
|
|
1
|
59
|
May 15, 2023
|
The tablegen-lsp-server of MLIR is well-intentioned, but difficult to use in practice
|
|
6
|
96
|
May 15, 2023
|
Type information of a function from Opaque Pointer
|
|
10
|
174
|
May 14, 2023
|
[RFC] Prefix test invocations with the given tool for llvm-lit
|
|
0
|
45
|
May 13, 2023
|
Does objc_msgSend rely on undefined behavior?
|
|
4
|
145
|
May 13, 2023
|
Getting assert error due to 32/64-bit issues, but on a 64-bit OS in RuntimeDyldELF::resolveX86_64Relocation
|
|
4
|
70
|
May 13, 2023
|
How to see MCInst and MachineInstr generated by llvm?
|
|
1
|
78
|
May 12, 2023
|
How to determine whether an IR is in main function but not in control flow block?
|
|
5
|
101
|
May 12, 2023
|
How to emit data to custom section
|
|
5
|
111
|
May 11, 2023
|
Exposing disassembler functionality in a DLL/so
|
|
4
|
82
|
May 11, 2023
|
[RFC] Target type classes for extensibility of LLVM IR
|
|
11
|
471
|
May 11, 2023
|
MemSDNode MultiMachineMemOperand Support(for async load store of gpu)
|
|
1
|
46
|
May 11, 2023
|
Public symbol for private llvm variables in LLC
|
|
6
|
124
|
May 9, 2023
|
[RFC] Proposing optimization for special kind of switches on enums
|
|
3
|
429
|
May 8, 2023
|
How to map a MachineInstr to multiple MCInst?
|
|
5
|
96
|
May 8, 2023
|
LLVM infinite program shuts down after a short while
|
|
5
|
136
|
May 5, 2023
|
"isolated" live interval segment with no defs in the predecessors: should the verifier have caught it?
|
|
3
|
80
|
May 5, 2023
|
Add serialized remarks blocks in bitcode produced
|
|
0
|
45
|
May 5, 2023
|
A problem about llvm-config
|
|
5
|
134
|
May 5, 2023
|
[RFC] Proposing changes to the Code Owner for the LLVM Vectorizers
|
|
8
|
415
|
May 4, 2023
|
IselDagtoDag Matching when an instruction updates more than one register [RISCV backend]
|
|
2
|
73
|
May 3, 2023
|
How to write a Loop pass using new pass manager
|
|
2
|
115
|
May 3, 2023
|
Need a pointer/link to specified LLVM instructions
|
|
0
|
59
|
May 3, 2023
|
Issues when building LLVM/clang from trunk
|
|
5
|
111
|
May 2, 2023
|
Defining a custom attribute that takes an integer argument
|
|
1
|
88
|
May 1, 2023
|
Unable to build LLVM release/16.x on Ubuntu inside VirtualBox
|
|
4
|
117
|
May 1, 2023
|