|
About the Common Infrastructure category
|
|
0
|
232
|
January 8, 2022
|
|
What are the uses of `SDTypeProfile`, `SDNode`, `Operand`, `PatLeaf`, and `ComplexPattern` in adding new target for LLVM backend?
|
|
5
|
118
|
April 18, 2024
|
|
Strange ISel Bug
|
|
21
|
680
|
April 16, 2024
|
|
Study about Instruction Selection Algorithm
|
|
1
|
121
|
April 15, 2024
|
|
[RFC] Tracking values through integral address space casts for improved alignment reasoning
|
|
6
|
190
|
March 25, 2024
|
|
Allocating two registers to be live across a pseudo
|
|
4
|
119
|
March 19, 2024
|
|
One-shot bufferize help
|
|
2
|
71
|
March 18, 2024
|
|
How to express constraints in def:Pat?
|
|
1
|
86
|
March 12, 2024
|
|
[MachinePipeliner] Replace `SwingSchedulerDAG` with directed graph that allows cycles
|
|
10
|
417
|
February 14, 2024
|
|
Memory Prefetching Support in LLVM
|
|
11
|
941
|
February 13, 2024
|
|
Deletion of EntryToken when converting DAG to DAG
|
|
6
|
200
|
February 12, 2024
|
|
[RFC] MDL: A Micro-Architecture Description Language for LLVM
|
|
51
|
18207
|
January 24, 2024
|
|
Preventing deletion of specific nodes
|
|
1
|
137
|
January 23, 2024
|
|
Issues with implementing GlobalISel on DSP chips. [GISel/InstructionSelect] Assertion: Register class not set, wrong accessor?
|
|
4
|
229
|
January 18, 2024
|
|
Problem with code generation for calls in release 16
|
|
0
|
108
|
January 15, 2024
|
|
How is a fp constant expressed in the result dag of def:Pat?
|
|
16
|
342
|
December 20, 2023
|
|
Set legalize operation for a custom intrinsic?
|
|
2
|
81
|
December 18, 2023
|
|
[RFC] Make GlobalISel Match Table entries 1 byte instead of 8
|
|
6
|
528
|
December 11, 2023
|
|
RegUsageInfo?
|
|
0
|
106
|
December 10, 2023
|
|
Is it possible to use LLVM for JIT binary optimization?
|
|
0
|
136
|
December 10, 2023
|
|
Machine IR Pass
|
|
2
|
163
|
December 8, 2023
|
|
What is the rationale for the name of hasReducedDebugInfo?
|
|
1
|
97
|
December 7, 2023
|
|
Link error using llvm.stackrestore
|
|
3
|
142
|
December 6, 2023
|
|
Considering register pressure when deciding Initiation Interval in MachinePipeliner
|
|
1
|
235
|
November 22, 2023
|
|
[RFC] TableGen-driven MacroFusion predicators generator
|
|
3
|
354
|
November 22, 2023
|
|
[RFC] TableGen support for RegisterBankInfo
|
|
31
|
647
|
November 12, 2023
|
|
Instruction Enumeration Explosion and Operation To Instruction Mapping
|
|
0
|
95
|
November 7, 2023
|
|
[Debug info] Is there any way to only print debug info about RAGreedy pass?
|
|
1
|
61
|
November 7, 2023
|
|
[Instruction selection] SelectionDAG::LealizeTyps()
|
|
1
|
112
|
November 1, 2023
|
|
[RFC] report_fatal_error and the default value of GenCrashDialog
|
|
15
|
512
|
October 30, 2023
|