[Query] gwp_asan Support for RISC-V

LLVM Project
1

Query regarding GWP-ASAN when i checked architecture-specific layout in common.h observed it only supports arm and x86 (32 and 64 bit) only
it seems it does not supports RISC_V, can we use similar layout for RISC_V also ?