How are the VLIW instruction scheduling restrictions implemented ex: x and y cannot go into the same bundle/packet ?