About the Code Generation category
|
|
4
|
825
|
January 11, 2022
|
Shrink Wrap Save/Restore Points Splitting
|
|
23
|
828
|
September 8, 2025
|
Does synthetic IR like massive_N1e6.ll have value for testing register allocation performance?
|
|
2
|
42
|
September 8, 2025
|
[RFC] Support cheriot target triple as subarchitecture of riscv32
|
|
10
|
249
|
September 8, 2025
|
Is a Segment Tree based Register Allocator worth pursuing as an LLVM contribution?
|
|
2
|
119
|
September 6, 2025
|
RFC: A new way to resolve decoding conflicts in LLVM’s decoder
|
|
15
|
198
|
September 5, 2025
|
Why CSE doesn't update backtrace register pressure in machinelicm?
|
|
0
|
30
|
September 4, 2025
|
[REDUCTION] Why teamsize-cutoff is 4?
|
|
0
|
31
|
September 4, 2025
|
Code generation cross OS
|
|
5
|
124
|
September 3, 2025
|
Load folding into a call instruction problems
|
|
5
|
85
|
September 2, 2025
|
TPDE-LLVM: 10-20x Faster LLVM -O0 Back-End
|
|
6
|
18922
|
September 1, 2025
|
Paper about bug hunting in the AArch64 backend using a formal methods good
|
|
0
|
240
|
August 27, 2025
|
CANCELLED RISC-V LLVM sync-up call August 28th 2025
|
|
0
|
25
|
August 27, 2025
|
[tblgen] Rewriting of a result instruction DAG node for InstAlias
|
|
8
|
34
|
August 27, 2025
|
BUNDLEs and Post-RA ScheduleDAGInstrs
|
|
0
|
41
|
August 26, 2025
|
[RFC] Remove codegen support for trivial VP intrinsics in the RISC-V backend
|
|
8
|
258
|
August 26, 2025
|
[RFC][SPIR-V] Way to represent float8 in LLVM IR
|
|
9
|
276
|
August 24, 2025
|
[LLVM][CodeGen][RFC] Add MO_LaneMask type and a new COPY_LANEMASK instruction
|
|
0
|
56
|
August 22, 2025
|
Glue for conditional instructions
|
|
4
|
237
|
August 22, 2025
|
Inter-procedural register allocation
|
|
3
|
236
|
August 22, 2025
|
[Instruction Selection] GlobalISel vs SelectionDAG in 2025
|
|
11
|
706
|
August 22, 2025
|
TableGen: Defining an instruction with a shared operand and multiple register classes
|
|
10
|
130
|
August 21, 2025
|
TableGen custom Instruction "Operand not declared in matcher"
|
|
5
|
80
|
August 21, 2025
|
Inner workings of the Instruction selector
|
|
1
|
49
|
August 20, 2025
|
Does calling finalizeBundle in a custom inserter keep an instruction sequence intact and bypass pre‑RA transforms?
|
|
4
|
70
|
August 14, 2025
|
RISC-V LLVM sync-up call August 14th 2025
|
|
0
|
34
|
August 13, 2025
|
[RFC][GlobalISel] Adding FP type information to LLT
|
|
38
|
922
|
August 12, 2025
|
RFC: Deactivation symbols
|
|
5
|
376
|
August 8, 2025
|
Approach for setting overflow (OV) flag in KADD8 (PSIMD)
|
|
0
|
29
|
August 5, 2025
|
[RFC][tblgen] Generate linker code with TableGen
|
|
14
|
583
|
August 2, 2025
|