Code Generation AMDGPU
Topic | Replies | Views | Activity | |
---|---|---|---|---|
About the AMDGPU category
|
![]() ![]() ![]() |
4 | 499 | January 10, 2022 |
Investigating high register pressure (at the IR level?)
|
![]() ![]() |
2 | 222 | April 11, 2023 |
Representing buffer descriptors in the AMDGPU target - call for suggestions
|
![]() ![]() ![]() ![]() ![]() |
65 | 1322 | April 4, 2023 |
Handling multiple exits in StructurizeCFG
|
![]() ![]() ![]() |
2 | 156 | March 9, 2023 |
Handling PHIs in Uniformity Analysis
|
![]() ![]() ![]() |
3 | 249 | February 23, 2023 |
[AMDGPU][LLC][LLVM] Cannot select: intrinsic %llvm.amdgcn.if
|
![]() |
0 | 296 | February 14, 2023 |
Catching up on uniformity analysis
|
![]() ![]() ![]() |
5 | 248 | February 13, 2023 |
Convert NVIDIA GPU LLVM IR(NVVM) alloca instruction to AMDGPU's
|
![]() ![]() ![]() ![]() |
7 | 618 | September 9, 2022 |
[AMDGPU] Drop the GCNRegBankReassign pass
|
![]() ![]() |
1 | 325 | January 17, 2022 |
GCNRegBankReassign pass issue
|
![]() |
0 | 345 | January 11, 2022 |
The current state of spilling, function calls and related problems
|
![]() |
0 | 1429 | February 19, 2021 |