|
Compiler crash on variadic functions on mips3
|
|
1
|
124
|
May 28, 2025
|
|
Recommended open-source 32-bit RISC-V core for validating custom LLVM backend extensions?
|
|
1
|
75
|
May 26, 2025
|
|
RISC-V LLVM sync-up call May 22nd 2025
|
|
0
|
37
|
May 22, 2025
|
|
Possible problem related to Subtarget usage
|
|
4
|
372
|
May 22, 2025
|
|
Match DAG node with 2 results
|
|
1
|
78
|
May 20, 2025
|
|
Inter-procedural register allocation
|
|
1
|
147
|
May 14, 2025
|
|
Help with Segmentation Fault from Custom Pseudo-Instruction Optimization on RISC-V(Xalancbmk))
|
|
6
|
113
|
May 9, 2025
|
|
[llvm-exegesis][AArch64] Load and Store Instruction Benchmarking Support
|
|
1
|
68
|
May 8, 2025
|
|
CANCELLED RISC-V LLVM sync-up call May 8th 2025
|
|
0
|
38
|
May 7, 2025
|
|
Tablegen pattern that uses the same load twice
|
|
0
|
56
|
May 7, 2025
|
|
New llvm Intrinsic
|
|
0
|
60
|
May 7, 2025
|
|
[RFC][MISched] Relaxing same base pointer requirement for clustering memory ops
|
|
3
|
107
|
May 2, 2025
|
|
Tail merge vs. bundles
|
|
9
|
182
|
May 4, 2025
|
|
Debugging frame alignment issues
|
|
4
|
84
|
May 3, 2025
|
|
[RFC] TableGen-erating SDNode descriptions
|
|
8
|
421
|
May 3, 2025
|
|
Nominating Eric Astor as the maintainer for llvm-ml and Masm related functionality
|
|
1
|
63
|
May 2, 2025
|
|
Newbie question: What is difference between SelectionDAGISel::Select() vs TargetLowering::LowerOperation()?
|
|
2
|
70
|
April 30, 2025
|
|
How do I get the future index of a symbol in the AsmPrinter stage?
|
|
4
|
112
|
April 29, 2025
|
|
Reassociating Expressions with Memory Operands to increase ILP for X86 Targets
|
|
0
|
34
|
April 28, 2025
|
|
Global Variable's address (section) aware Load/Store instr selection
|
|
0
|
37
|
April 28, 2025
|
|
Improving pre-RA MachineScheduler
|
|
1
|
128
|
April 25, 2025
|
|
Different compilation result for arm64 and arm64e architecture with following code
|
|
0
|
78
|
April 26, 2025
|
|
RISC-V LLVM sync-up call April 24th 2025
|
|
0
|
40
|
April 23, 2025
|
|
GreedyRegAlloc unnecessary stack reloads
|
|
0
|
70
|
April 23, 2025
|
|
How to insert waitcnt to boost performance
|
|
1
|
77
|
April 22, 2025
|
|
[RFC] ExpandMemCmpPass is not prepared for architectures smaller than 32 bit
|
|
1
|
57
|
April 22, 2025
|
|
Generating RISCV code from MLIR
|
|
15
|
338
|
April 19, 2025
|
|
Questions about best approach for upstreaming CUDA i128 support
|
|
9
|
166
|
April 18, 2025
|
|
Instrumenting code after register allocation for ARM backends
|
|
0
|
44
|
April 18, 2025
|
|
[RFC] "asm goto" vs branch target enforcement
|
|
5
|
322
|
April 15, 2025
|