|
Question about GPU Dialect Async Tokens in MLIR
|
|
4
|
66
|
April 15, 2025
|
|
[RFC] MLIR types with encoding
|
|
37
|
639
|
April 14, 2025
|
|
How to lower the combination of async gpu ops in `gpu` Dialect
|
|
17
|
787
|
April 12, 2025
|
|
Run linalg.matmul on gpu
|
|
2
|
357
|
April 18, 2024
|
|
[GSoC 2024] Offloading libcxx
|
|
10
|
695
|
April 6, 2025
|
|
[libc][GSoC 2025] Profiling and testing of the LLVM libc GPU math
|
|
17
|
675
|
April 6, 2025
|
|
[RFC] Adding opaque types to LLVM IR
|
|
30
|
3442
|
April 3, 2025
|
|
Are there components in MLIR for analyzing GPU kernel dependencies and scheduling?
|
|
0
|
38
|
March 31, 2025
|
|
Seeking Guidance on Executing MLIR Code with GPU Dialect on GPU
|
|
2
|
82
|
March 28, 2025
|
|
OpenMP Offload Fortran Tests Pass with Flang-new
|
|
6
|
278
|
March 27, 2025
|
|
[RFC] Proposal for Offload Execution Test Suite
|
|
16
|
399
|
March 20, 2025
|
|
[MLIR][GPU] Failure to Generate Vectorized PTX Instructions from MLIR vector.load/store During GPU Lowering
|
|
2
|
48
|
March 20, 2025
|
|
RFC: SPIRV IR as a vendor agnostic GPU representation
|
|
9
|
201
|
March 17, 2025
|
|
"An exception was thrown: Native API failed. Native API returns: 20 (UR_RESULT_ERROR_DEVICE_LOST)."
|
|
0
|
30
|
March 14, 2025
|
|
Why Do Same-Named Kernels via gpu.launch_func Execute Concurrently but Different Kernels Execute Serially?
|
|
1
|
47
|
March 14, 2025
|
|
[libc][GSoC 2025] Direct I/O from the GPU with io_uring
|
|
6
|
532
|
March 12, 2025
|
|
How to handle host-side global data automatically when lowering to GPU with MLIR?
|
|
2
|
71
|
January 15, 2025
|
|
How to Implement Asynchronous Concurrent Execution Between gpu.launch Operations?
|
|
4
|
75
|
March 11, 2025
|
|
Support mgpuMemcpy runtime call in SyclRuntimeWrappers
|
|
0
|
33
|
March 6, 2025
|
|
Memref to SPIRV Conversion
|
|
2
|
74
|
March 6, 2025
|
|
How to better implement operation-level parallelism？
|
|
10
|
196
|
March 6, 2025
|
|
Low Parallelism in GPU Mapping for Nested Parallel Loops in MLIR
|
|
3
|
117
|
February 20, 2025
|
|
LLVM optimizations during PGOs
|
|
10
|
233
|
February 19, 2025
|
|
How to organize pass ordering to transform a 1-D affine.parallel into nested multi-dimensional SCF or affine parallel loops
|
|
0
|
28
|
February 18, 2025
|
|
[MLIR][GPU] Declaring and linking a device function in a gpu.module
|
|
5
|
95
|
February 5, 2025
|
|
Starting my small machine-learning framework with MLIR linalg, Enzyme, etc
|
|
6
|
128
|
February 3, 2025
|
|
[llvm-mca][FeatureRequest] In timeline graph, note source of delay for each instruction #123756
|
|
2
|
89
|
January 31, 2025
|
|
Divergent Control Flow
|
|
23
|
512
|
January 20, 2025
|
|
[GSoC 2024] GPU Delta Debugging
|
|
19
|
778
|
January 19, 2025
|
|
Issues with the Lowering Path for Generating GPU Code Using MLIR
|
|
4
|
106
|
January 14, 2025
|