Topic	Replies	Views	Activity
[RFC] Creating a ArmSME Dialect MLIR arm , arm64	37	656	January 9, 2023
Why passing a structure by value is compiled into passing by reference without byval attribute? IR & Optimizations arm , arm64 , llvm	2	163	November 28, 2022
Cross compilation of libcxx for baremetal ARMv7m with hard floating point support Beginners arm	9	223	November 9, 2022
Why does march=native not work on Apple M1? Using Clang arm	7	3811	September 27, 2022
RFC: Removal of armv2/2A/3/3M target options Clang Frontend arm	2	270	September 8, 2022
[AArch64] How to combine a sequence IR cross BasicBlock? Beginners core , arm	2	153	September 7, 2022
Does clang support to generate GOT-based position indenpendent code with pic-register? Using Clang arm , clang	8	384	August 3, 2022
Adding debug info to a raw binary Beginners arm	1	116	July 11, 2022
Clang SME ACLE intrinsics Clang Frontend arm , clang	1	256	June 27, 2022
[AArch64] Is the cost of MSUB instruction is significantly higher than that of the MADD instruction? IR & Optimizations arm	5	173	June 11, 2022
Is it time to start upstreaming the CHERI support to LLVM? LLVM Project core , arm , riscv	7	899	May 9, 2022
Does the update of sp redundant in spill/reload code? Beginners arm , riscv	2	128	May 4, 2022
[AArch64] Does we need support value bigger than 2 for alloc_align Beginners arm , clang	2	120	April 7, 2022
Switching to GCC C runtime linkage for the baremetal driver Using Clang arm	6	410	March 30, 2022
[AArch64] which vesion is should be expected in pass simple-register-coalescing? IR & Optimizations arm	4	231	March 25, 2022
Program stopped without a specific reason. How to interpret this? LLDB arm	3	169	March 18, 2022
backend:NEON label GitHub arm	1	116	February 21, 2022
.arm doesn't align code sections by 4 bytes ARM arm	3	476	January 24, 2022

arm