Integrated as: Differing behaviour in intel and at&t syntax modes
|
|
1
|
70
|
February 4, 2023
|
UB is bizarre in this case
|
|
2
|
157
|
January 16, 2023
|
Help with LLVM standalone cross-compiler build
|
|
6
|
177
|
December 15, 2022
|
[RFC][LLC] Add ExpandLargeIntFpConvert pass for fp-int-conversion of large _BitInt
|
|
2
|
136
|
November 2, 2022
|
Using BuildMI to build X86_64 instructions
|
|
2
|
97
|
October 13, 2022
|
Llvm Pass for instrumenting code at the Assembly level
|
|
4
|
148
|
October 6, 2022
|
Code compiled for arm64 much slower than for x86_64
|
|
16
|
396
|
October 4, 2022
|
Bad codegen for handrolled unaligned write
|
|
3
|
109
|
August 26, 2022
|
Code Generation for XRay Custom Events
|
|
0
|
68
|
June 19, 2022
|
How to spill a register in fast RA if the spilling will create another temp register
|
|
3
|
159
|
May 18, 2022
|
Always extend the integer parameters of callee
|
|
9
|
314
|
April 6, 2022
|
Create new jump intrinsic
|
|
4
|
163
|
April 5, 2022
|
How to put Large const data to .lrodata on Linux x86_64 (mcmodel)
|
|
0
|
154
|
April 1, 2022
|
Vector ABI and min-legal-vector-width
|
|
4
|
318
|
March 3, 2022
|
"Preserve none" calling convention
|
|
0
|
112
|
February 16, 2022
|
Compiling LLVM C++ library for x86 architecture
|
|
12
|
499
|
February 15, 2022
|
Using LLVM's MCAsmParser/MCx86AsmParser
|
|
2
|
117
|
February 11, 2022
|