While working on developing an LLVM backend for an accelerator architecture, I am faced with a confusion, when the architecture has programmable registers, we model those in the xxxRegisterInfo.td. However, if the architecture makes excessive use of an internal memory structure apart from few progra…

TableGen: Apart from registers, do we also model internal memory?

anubane September 14, 2023, 9:15am 5

Not sure, but, it seems to me that this sub-project (MDL) is designed for problems similar to the ones I am facing. I will explore this.

Topic		Replies	Views
Cache modelling while creating an LLVM backend Beginners llvm	1	344	October 12, 2023
Register only Machine LLVM Dev List Archives	1	92	December 29, 2009
Intrinsic with sideeffect is optimized out LLVM Project llvm	24	2013	November 16, 2022
Manage memories Beginners	0	333	March 25, 2020
Low level representation MLIR	7	604	May 15, 2023