|
[RFC] [HLSL] [SPIRV] Denormal handling ExecutionMode emission in clang-dxc
|
|
5
|
219
|
July 13, 2026
|
|
Lower Linalg to LLVM and translate to spirv, issue with addr-space
|
|
1
|
78
|
May 21, 2026
|
|
[RFC] A Vulkan-style memory model for AMDGPU (and beyond)
|
|
0
|
382
|
April 9, 2026
|
|
[HLSL][SPIRV] NSDI debug info support for clang-dxc
|
|
10
|
332
|
March 16, 2026
|
|
How to correctly lower gpu dialect to spirv?
|
|
2
|
145
|
February 26, 2026
|
|
[RFC][MLIR][SPIRV] Integrate TOSA Extended Instruction Set (001000.1) into MLIR SPIR-V Dialect
|
|
11
|
436
|
November 18, 2025
|
|
Relationship between gpu.subgroup_mma_compute and spirv.KHR.CooperativeMatrixMulAdd in MLIR
|
|
1
|
146
|
October 9, 2025
|
|
[SPIR-V] Should we have a one-shot conversion to SPIR-V like LLVM?
|
|
4
|
267
|
September 3, 2025
|
|
[RFC][SPIR-V] Way to represent float8 in LLVM IR
|
|
9
|
566
|
August 24, 2025
|
|
[RFC] Basic support for SPV_EXT_replicated_composites in MLIR SPIR-V (Compile-Time Constant Lowering Only)
|
|
10
|
343
|
July 15, 2025
|
|
[RFC] Add Support for `SPV_ARM_graph` Extension in MLIR SPIR-V Dialect
|
|
3
|
245
|
June 24, 2025
|
|
RFC: SPIRV IR as a vendor agnostic GPU representation
|
|
9
|
545
|
March 17, 2025
|
|
RFC: llvm.gpu builtins for target agnostic code representation
|
|
0
|
127
|
March 13, 2025
|
|
[SPIR-V] Uses outside the selection region
|
|
0
|
93
|
February 7, 2025
|
|
[MLIR][RFC][Vector][SPIR-V] Support single element vector in vector.load/store lowering to SPIR-V
|
|
3
|
170
|
January 31, 2025
|
|
[RFC] Add TargetBuiltins for SPIRV to support HLSL
|
|
18
|
563
|
December 23, 2024
|
|
[RFC] Promoting SPIR-V to an official target
|
|
9
|
1208
|
December 18, 2024
|
|
[RFC] The SPIR-V backend should change its address space mappings
|
|
17
|
932
|
October 25, 2024
|
|
Incoming change to SPIRV JSON schema
|
|
1
|
114
|
September 25, 2024
|
|
Open MLIR Meeting 22/8/2024: MLIR SPIR-V Lowering Pass
|
|
2
|
307
|
August 25, 2024
|